

Reg.	No.	
Nam	e:	

Eighth Semester B.Tech. Degree Examination, April 2015 (2008 Scheme)

08.802 : COMPUTER SYSTEM ARCHITECTURE (R)

Time: 3 Hours

Max. Marks: 100

PART-A

Answer all questions.

- 1. What is PRAM model? Compare the different PRAM models.
- 2. List out the metrics affecting the scalability of a computer system for a given application.
- Distinguish between register-to-register and memory-to-memory architecture for building conventional multivector supercomputers.
- 4. Explain how instruction set and memory hierarchy affect the CPU performance in terms of clock rate, program length and effective CPI.
- 5. What is the significance of Bernstein's condition to detect parallelism?
- 6. Describe the cache inconsistencies caused by process migration.
- Justify the statement: "Multiple functional units as well as Hazard avoidance improve throughput of pipelined processor".
- 8. Distinguish between static and dynamic interconnection network.
- 9. Compare multiprocessors and multicomputers.
- 10. Describe multithreaded architecture.





PART-B

Each question carries 20 marks.

Module - I and the second seco

11. a) Analyze the dependencies among the following statements in a given program. Show the dependence graphs among the statements with justification

DO 10 I = 1, N

$$A (I + 1) = B (I - 1) + C (I)$$

 $B (I) = A (I) * K$
 $C (I) = B (I) - 1$

CONTINUE

Where (Ri) means the content of register Ri.

- i) Draw dependence graph to show all the dependences with justification.
 - ii) Are there any resource dependences if only one copy of each functional unit is available in the CPU?

OH

12. Consider the execution of the following code segment consisting of seven statements. Use Bernstein's conditions to detect the maximum parallelism embedded in this code. Justify the portions that can be executed in parallel and the remaining portions that must be executed sequentially. Rewrite the code using parallel constructs such as Cobegin and Coend. No variable substitution is allowed. All statements can be executed in parallel if they are declared within the same block of a (Cobegin, Coend) pair

S7:A=E+A



Module - II

13. Consider the five-stage pipelined processor specified by the following reservation table:

	1	2	3	4	5	6
S1	X			die		X
S2		X			Х	
S3			Х			
S4				Х		
S5		X				X

- a) List the set of forbidden latencies and collision vector.
- b) Draw state transition diagram showing all possible initial sequences (cycle) without causing a collision in the pipeline.
- c) List all the simple cycles from the state diagram.
- d) Identify the greedy cycles among the simple cycles.
- e) What is the minimum average latency (MAL) of this pipeline?
- f) What is the minimum allowed constant cycle in using this pipeline?
- g) What will be the maximum throughput of this pipeline?
- h) What will be the throughput if the minimum constant cycle is used?

 OB
- 14. a) What is the use of reorder buffer?
 - Discuss the various instruction issue and completion policies with and without instruction look ahead in a superscalar processor.

Module - III

- 15. a) Explain any two cache coherence protocol.
 - b) Describe how multiport memories used in multistage networks.

OF

- 16. a) Explain blocking and non-blocking network with the help of Omega network.
 - b) Describe data flow in hybrid architecture.

(3×20=60 Marks)